



Search Results

Home | Login | Logout | Access Information | Alerts |  
Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE

Results for: "[parameter]<in>metadata" <and> ("delay model"<in>metadata")

Your search matched 110 of 1192192 documents.  
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

View Session History

New Search

Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(parameter<in>metadata) <and> ("delay model"<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

Select Article Information

View: 1-25 | 25-5

1. Parameterized macrocells with accurate delay models for core-based designs  
Mansour, M.M.; Mehrotra, A.;  
Quality Electronic Design, 2003. Proceedings. Fourth International Symposium on  
24-28 March 2003 Page(s):319 - 324  
AbstractPlus | Full Text: PDF(2881 KB) IEEE CNF

2. A comprehensive delay model for CMOS inverters  
Dutta, S.; Shetti, S.S.M.; Lusky, S.L.;  
Solid-State Circuits, IEEE Journal of  
Volume 30, Issue 8, Aug. 1995 Page(s):864 - 871  
AbstractPlus | Full Text: PDF(676 KB) IEEE JNL

3. On the problem of gate assignment under different rise and fall delays  
Oliveira, A.L.; Murgai, R.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 22, Issue 6, June 2003 Page(s):807 - 814  
AbstractPlus | References | Full Text: PDF(509 KB) IEEE JNL

4. Delay modeling and timing of bipolar digital circuits  
Saab, D.G.; Yang, A.T.; Hajj, I.N.;  
Design Automation Conference, 1988. Proceedings., 25th ACM/IEEE  
12-15 June 1988 Page(s):288 - 293  
AbstractPlus | Full Text: PDF(480 KB) IEEE CNF

5. Generic linear RC network model for digital CMOS circuits  
Ding, A.C.; Shiao, Y.C.;  
Circuits and Systems, 1989. IEEE International Symposium on  
8-11 May 1989 Page(s):860 - 863 vol.2  
AbstractPlus | Full Text: PDF(320 KB) IEEE CNF

6. BICMOS gate performance optimization using a unified delay model  
Rale, P.; Cham, K.; Saraswat, K.;  
VLSI Technology, 1990. Digest of Technical Papers, 1990 Symposium on  
4-7 June 1990 Page(s):91 - 92  
AbstractPlus | Full Text: PDF(160 KB) IEEE CNF

7. RLC interconnect delay estimation via moments of amplitude and phase responses  
Xiaodong Yang, Ku, W.H.; Chung-Kuan Cheng;  
Computer-Aided Design, 1999. Digest of Technical Papers, 1999 IEEE/ACM International  
on  
7-11 Nov. 1999 Page(s):208 - 213  
AbstractPlus | Full Text: PDF(464 KB) IEEE CNF
8. AUTODM: automatic characterization tool for the delay degradation model  
Juan-Chico, J.; Bellido, M.J.; Ruiz-de-Clavijo, P.; Baena, C.; Valenda, M.;  
Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conf  
Volume 3, 2-5 Sept. 2001 Page(s):1631 - 1634 vol.3  
AbstractPlus | Full Text: PDF(352 KB) IEEE CNF
9. Efficient core designs based on parameterized macrocells with accurate delay m  
Mansour, M.M.; Mehrotra, A.;  
Circuits and Systems, 2003. ISCAS 03. Proceedings of the 2003 International Sympos  
Volume 5, 25-28 May 2003 Page(s):V-517 - V-520 vol.5  
AbstractPlus | Full Text: PDF(436 KB) IEEE CNF
10. In-fiber grating systems for pulse compression and complete dispersion compen  
Williams, J.A.R.; Sugden, K.; Zhang, L.; Bennion, I.; Doran, N.J.;  
Optical Fibre Gratings and Their Applications, IEE Colloquium on  
30 Jan 1995 Page(s):9/1 - 9/6  
AbstractPlus | Full Text: PDF(352 KB) IEEE CNF
11. Asymptotic limits of video signal processing architectures  
Dutta, S.; Wolf, W.;  
Circuits and Systems for Video Technology, IEEE Transactions on  
Volume 5, Issue 6, Dec. 1995 Page(s):545 - 561  
AbstractPlus | Full Text: PDF(1684 KB) IEEE JNL
12. An accurate analytical propagation delay model for high-speed CML bipolar circi  
Sharaf, K.M.; Elmasry, M.I.;  
Solid-State Circuits, IEEE Journal of  
Volume 29, Issue 1, Jan. 1994 Page(s):31 - 45  
AbstractPlus | Full Text: PDF(1068 KB) IEEE JNL
13. An accurate analytical delay model for BICMOS driver circuits  
Diaz, C.H.; Kang, S.-M.; Leblebici, Y.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 10, Issue 5, May 1991 Page(s):577 - 588  
AbstractPlus | Full Text: PDF(956 KB) IEEE JNL
14. Sizing an inverter with a precise delay: generation of complementary signals wth  
and pulsewidth distortion in CMOS  
Argade, P.V.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 8, Issue 1, Jan. 1989 Page(s):33 - 40  
AbstractPlus | Full Text: PDF(660 KB) IEEE JNL
15. Propagation delay model of a current driven RC chain for an optimized design  
Palumbo, G.; Poli, M.;  
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on I  
and Systems I: Regular Papers, IEEE Transactions on  
Volume 50, Issue 4, April 2003 Page(s):572 - 575  
AbstractPlus | References | Full Text: PDF(358 KB) IEEE JNL

- ☐ 16. A traveling-wave-based waveform approximation technique for the timing verification of transmission lines  
Yungsoon Eo; Jongin Shim; Eisenstadt, W.R.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 21, Issue 6, June 2002 Page(s):723 - 730  
AbstractPlus | References | Full Text: PDF(471 KB) IEEE JNL
- ☐ 17. Adaptive proportional delay differentiated services: characterization and performance  
Leung, M.K.H.; Lui, J.C.S.; Yau, D.K.Y.;  
Networking, IEEE/ACM Transactions on  
Volume 9, Issue 6, Dec. 2001 Page(s):801 - 817  
AbstractPlus | References | Full Text: PDF(309 KB) IEEE JNL
- ☐ 18. Transiting aircraft parameter estimation using underwater acoustic sensor data  
Ferguson, B.G.; Lo, K.W.;  
Oceanic Engineering, IEEE Journal of  
Volume 24, Issue 4, Oct. 1999 Page(s):424 - 435  
AbstractPlus | References | Full Text: PDF(568 KB) IEEE JNL
- ☐ 19. An analytical delay model for RLC interconnects  
Kahng, A.B.; Muddu, S.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 16, Issue 12, Dec. 1997 Page(s):1507 - 1514  
AbstractPlus | References | Full Text: PDF(312 KB) IEEE JNL
- ☐ 20. A spread spectrum communications channel simulator  
Austin, J.; Dimar, W.P.A.; Wai Keung Lam; Villar, E.; Kin Wa Wan;  
Communications, IEEE Transactions on  
Volume 45, Issue 7, July 1997 Page(s):840 - 847  
AbstractPlus | References | Full Text: PDF(216 KB) IEEE JNL
- ☐ 21. Adaptive control of dominant time delay systems via polynomial identification  
Besharati Rad, A.; Tsang, K.M.; Lo, W.L.;  
Control Theory and Applications, IEEE Proceedings-  
Volume 142, Issue 5, Sept. 1995 Page(s):433 - 438  
AbstractPlus | Full Text: PDF(308 KB) IEEE JNL
- ☐ 22. Process characterisation with dynamic test structures  
Cott, P.; Robert, M.; Regnier, X.; Auvergne, D.;  
Electronics Letters  
Volume 29, Issue 20, 30 Sept. 1993 Page(s):1764 - 1766  
AbstractPlus | Full Text: PDF(236 KB) IEEE JNL
- ☐ 23. Analytical approach to sizing nFET chains  
Bizzan, S.S.; Julien, G.A.; Miller, W.C.;  
Electronics Letters  
Volume 28, Issue 14, 2 July 1992 Page(s):1334 - 1335  
AbstractPlus | Full Text: PDF(148 KB) IEEE JNL
- ☐ 24. Analytical dynamic time delay model of strongly coupled RLC interconnect lines  
switching  
Seongkyun Shin; Yungsoon Eo; Eisenstadt, W.R.; Jongin Shim;  
Quality Electronic Design, 2004. Proceedings. 5th International Symposium on  
2004 Page(s):337 - 342  
AbstractPlus | Full Text: PDF(387 KB) IEEE CNF
- ☐ 25. Critical path issue in VLSI design

Youssef, H.; Shragowitz, E.; Benning, L.;  
Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE Int.  
Conference on  
5-9 Nov. 1989 Page(s):520 - 523  
AbstractPlus | Full Text: PDF(332 KB) IEEE CNF

View: 1-25 | 25-5

Help Contact Us Privacy &  
© Copyright 2005 IEEE

Indexed by  
#inspec



# Search Results

Results for "parameter<in>metadata" <and> ( delay model<in>metadata )" ☒ +mat

Your search matched 110 of 1192192 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## View Session History

### New Search

#### Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

### Modify Search

[parameter<in>metadata] <and> ( delay model<in>metadata ) 25

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

View: 1:25 | 25-5

#### 26. An accurate analytical delay model for BiCMOS driver circuits

Diaz, C.H.; Kang, S.M.; Leblebici, Y.;

Circuits and Systems, 1990. IEEE International Symposium on

1-3 May 1990 Page(s):558 - 561 vol.1

AbstractPlus | Full Text: EDE(360 KB) IEEE CNF

#### 27. Time-of-arrival measurement for transionospheric EMP

Eng, R.; Kim, Y.S.;

Military Communications Conference, 1992. MILCOM '92. Conference Record. Comm Fusing Command, Control and Intelligence' . IEEE

11-14 Oct. 1992 Page(s):1058 - 1061 vol.3

AbstractPlus | Full Text: EDE(316 KB) IEEE CNF

#### 28. Delay modelling and optimization of BiCMOS buffer circuits

Enonu, M.O.; Al-Khalil, D.; Al-Khalil, A.J.;

Circuits and Systems, 1993. Proceedings of the 35th Midwest Symposium on

16-18 Aug. 1993 Page(s):566 - 569 vol.1

AbstractPlus | Full Text: EDE(424 KB) IEEE CNF

#### 29. Towards incorporating device parameter variations in timing analysis

Sivaraman, M.; Sathjwas, A.J.;

European Design and Test Conference, 1994. EDAC, The European Conference on D ETC European Test Conference. EUROASIC, The European Event in ASIC Design. P

28 Feb.-3 March 1994 Page(s):338 - 342

AbstractPlus | Full Text: EDE(448 KB) IEEE CNF

#### 30. Accurate technology independent models for submicron CMOS and BiCMOS cin

Cocchini, P.; Piccinini, G.; Zamboni, M.;

Electrotechnical Conference, 1996. MELECON '96, 8th Mediterranean

Volume 3, 13-16 May 1996 Page(s):1267 - 1270 vol.3

AbstractPlus | Full Text: EDE(336 KB) IEEE CNF

#### 31. Two degree of freedom internal model control for single tubular heat exchanger:

Abe, N.; Seki, K.; Kanoh, H.;

Industrial Electronics, 1996. ISIE '96, Proceedings of the IEEE International Symposium Volume 1, 17-20 June 1996 Page(s):260 - 265 vol.1

AbstractPlus | Full Text: EDE(588 KB) IEEE CNF

#### 32. An analytical delay model for RLC Interconnects

Kahng, A.B.; Muddu, S.;

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'. 1996 IEEE Internatio on

Volume 4, 12-15 May 1996 Page(s):237 - 240 vol.4

AbstractPlus | Full Text: EDE(424 KB) IEEE CNF

#### 33. Efficient gate delay modeling for large interconnect loads

Kahng, A.B.; Muddu, S.;

Multi-Chip Module Conference, 1996. MCMC-96, Proceedings., 1996 IEEE 6-7 Feb. 1996 Page(s):202 - 207

AbstractPlus | Full Text: EDE(492 KB) IEEE CNF

#### 34. Standardizing delay calculation in Verilog

Siomalas, K.;

Verilog HDL Conference, 1995. Proceedings., 1995 IEEE International 27-29 March 1995 Page(s):49 - 55

AbstractPlus | Full Text: EDE(336 KB) IEEE CNF

#### 35. A high speed base library and macro library design methodology for submicron

Huang Lingyi; Zhu Uajiang; Qiu Yuling; Ye Qing; Chen Chaoshu; Chen Xiaodong; Su Z

Zhao; Wang Yuhui; Chen Xia;

Solid-State and Integrated Circuit Technology, 1998. Proceedings. 1998 5th Internatio 21-23 Oct. 1998 Page(s):505 - 508

AbstractPlus | Full Text: EDE(124 KB) IEEE CNF

#### 36. Characterizing Individual gate power sensitivity in low power design

Narayanan, U.; Siomoulis G.I.; Roy, R.K.;

VLSI Design, 1998. Proceedings. Twelfth International Conference On 7-10 Jan. 1998 Page(s):625 - 628

AbstractPlus | Full Text: EDE(108 KB) IEEE CNF

#### 37. Statistical delay calculation with vector synthesis model

Fujita, T.; Onodera, H.;

Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE Intern Symposium on

Volume 5, 28-31 May 2000 Page(s):473 - 476 vol.5

AbstractPlus | Full Text: EDE(284 KB) IEEE CNF

#### 38. Characterization and performance evaluation for proportional delay differentiator

Leung, M.K.H.; Lui, J.C.; Yau, D.K.Y.;

Network Protocols, 2000. Proceedings. 2000 International Conference on 14-17 Nov. 2000 Page(s):295 - 304

AbstractPlus | Full Text: EDE(616 KB) IEEE CNF

#### 39. An exact gate assignment algorithm for tree circuits under rise and fall delays

Oliveira, A.L.; Murgai, R.;

Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on 5-9 Nov. 2000 Page(s):451 - 457

AbstractPlus | Full Text: EDE(704 KB) IEEE CNF

#### 40. Variable length packet switches: delay analysis of crossbar switches under Pois

similar traffic

Manjunath, D.; Sikdar, B.;

INFOCOM 2000. Nineteenth Annual Joint Conference of the IEEE Computer and Com

Societies, Proceedings, IEEE  
Volume 2, 26-30 March 2000 Page(s):1055 - 1064 vol.2  
AbstractPlus | Full Text: PDF(628 KB) IEEE CNF

41. Using the boundary scan delay chain for cross-chip delay measurement and chip delay modeling flow

Schmid, J.; Schuring, T.; Smalla, C.;  
Quality Electronic Design, 2001 International Symposium on  
26-28 March 2001 Page(s):337 - 342  
AbstractPlus | Full Text: PDF(554 KB) IEEE CNF

42. Impact of power-supply noise on timing in high-frequency microprocessors

Salin-Laurent, M.; Swaminathan, M.;  
Electrical Performance of Electronic Packaging, 2002  
21-23 Oct. 2002 Page(s):261 - 264  
AbstractPlus | Full Text: PDF(393 KB) IEEE CNF

43. On the robustness of linear delayed systems with nonlinear uncertainty in parameter

Jiao Sun; Yiping Zhang;  
Intelligent Control and Automation, 2002. Proceedings of the 4th World Congress on  
Volume 4, 10-14 June 2002 Page(s):3085 - 3087 vol.4  
AbstractPlus | Full Text: PDF(300 KB) IEEE CNF

44. An efficient approach for the selection of priority control parameters in adaptive delay differentiated services

Chongxi Feng; Pingyi Fan; Yichao Wang; Ning Ge;  
Personal, Indoor and Mobile Radio Communications, 2003. PIMRC 2003. 14th IEEE P  
Volume 1, 7-10 Sept. 2003 Page(s):99 - 104 Vol.1  
AbstractPlus | Full Text: PDF(621 KB) IEEE CNF

45. A wideband channel model applicable to mobile satellite systems at L- and S-band

Parks, M.A.N.; Saunders, S.R.; Evans, B.G.;  
Propagation Aspects of Future Mobile Systems (Digest No: 1996/220), IEE Colloquium  
25 Oct. 1996 Page(s):12/1 - 12/5  
AbstractPlus | Full Text: PDF(348 KB) IEEE CNF

46. Time-of-arrival prediction model for transionospheric EMP

Kim, Y.S.; Eng, R.;  
Aerospace and Electronic Systems, IEEE Transactions on  
Volume 31, Issue 1, Jan. 1995 Page(s):409 - 413  
AbstractPlus | Full Text: PDF(284 KB) IEEE JNL

47. Simulation of high speed interconnects using a convolution-based hierarchical simulator

Basel, M.S.; Steer, M.B.; Franzon, P.D.;  
Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging  
Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE  
Volume 18, Issue 1, Feb. 1995 Page(s):74 - 82  
AbstractPlus | Full Text: PDF(776 KB) IEEE JNL

48. Blood pressure control during surgical operations

Furiani, E.; Araki, M.; Maelant, S.;  
Biomedical Engineering, IEEE Transactions on  
Volume 42, Issue 10, Oct. 1995 Page(s):999 - 1006  
AbstractPlus | Full Text: PDF(664 KB) IEEE JNL

49. Switch-level timing simulation of bipolar ECL circuits

Yang, A.T.; Chang, Y.-H.; Saab, D.G.; Heij, I.N.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 12, Issue 4, April 1993 Page(s):516 - 530  
AbstractPlus | Full Text: PDF(1204 KB) IEEE JNL

50. Performance of synchronous and asynchronous schemes for VLSI systems

Alghah, M.; Svensson, C.;  
Computers, IEEE Transactions on  
Volume 41, Issue 7, July 1992 Page(s):858 - 872  
AbstractPlus | Full Text: PDF(1424 KB) IEEE JNL

View: 125 | 26-5

Help Contact Us Privacy &  
© Copyright 2005 IEEE -

Indexed by  
InsPEC



# Search Results

Results for "[parameter]<in>metadata" <and> (delay model<in>metadata)"  
Your search matched 110 of 1192192 documents.  
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

- View Session History
- New Search

Key  
IEEE JNL IEEE Journal or Magazine  
IEEE JNL IEEE Journal or Magazine  
IEEE CNF IEEE Conference Proceeding  
IEEE STD IEEE Standard

## Modify Search

[parameter]<in>metadata" <and> (delay model<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

## Select Article Information

View: 1-25 25-5

### 51. Accurate delay models for digital BiCMOS

Raj, P.A.; Saraswat, K.C.; Cham, K.M.;  
Electron Devices, IEEE Transactions on  
Volume 39, Issue 6, June 1992 Page(s):1456 - 1464  
AbstractPlus | Full Text: PDF(732 KB) IEEE JNL

### 52. Performance-driven scaling of BiCMOS technology

Raj, P.A.; Saraswat, K.C.; Cham, K.M.;  
Electron Devices, IEEE Transactions on  
Volume 39, Issue 3, March 1992 Page(s):685 - 694  
AbstractPlus | Full Text: PDF(648 KB) IEEE JNL

### 53. Generic linear RC delay modeling for digital CMOS circuits

Deng, A.-C.; Shiao, Y.-C.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 9, Issue 4, April 1990 Page(s):367 - 376  
AbstractPlus | Full Text: PDF(616 KB) IEEE JNL

### 54. Fitted Elmore delay: a simple and accurate interconnect delay model

Abou-Said, A.I.; Nowak, B.; Chu, C.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 12, Issue 7, July 2004 Page(s):691 - 696  
AbstractPlus | References | Full Text: PDF(296 KB) IEEE JNL

### 55. Impact of power-supply noise on timing in high-frequency microprocessors

Saint-Laurent, M.; Swaminathan, M.;  
Advanced Packaging, IEEE Transactions on [see also Components, Packaging and M. Technology, Part B: Advanced Packaging, IEEE Transactions on]  
Volume 27, Issue 1, Feb. 2004 Page(s):135 - 144  
AbstractPlus | References | Full Text: PDF(698 KB) IEEE JNL

### 56. A delay model for router microarchitectures

Li-Shuan Poh; Daily, W.J.;  
Micro, IEEE  
Volume 21, Issue 1, Jan.-Feb. 2001 Page(s):26 - 34  
AbstractPlus | References | Full Text: PDF(128 KB) IEEE JNL

### 57. Modeling and optimized design of current mode MUXOR and D flip-flop

Aldito, M.; Palumbo, G.;  
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Systems II: Express Briefs, IEEE Transactions on]  
Volume 47, Issue 5, May 2000 Page(s):452 - 461  
AbstractPlus | References | Full Text: PDF(212 KB) IEEE JNL

### 58. Peak power estimation of VLSI circuits: new peak power measures

Hsiao, M.S.; Rudnick, E.M.; Patel, J.H.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  
Volume 8, Issue 4, Aug. 2000 Page(s):435 - 439  
AbstractPlus | References | Full Text: PDF(148 KB) IEEE JNL

### 59. Analysis and optimization of a uniform long wire and driver

Fenghao Mu; Svensson, C.;  
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Systems I: Regular Papers, IEEE Transactions on]  
Volume 46, Issue 8, Sept. 1999 Page(s):1086 - 1100  
AbstractPlus | References | Full Text: PDF(472 KB) IEEE JNL

### 60. Response-time properties of linear asynchronous pipelines

Ebergen, J.; Berks, R.;  
Proceedings of the IEEE  
Volume 87, Issue 2, Feb. 1999 Page(s):308 - 318  
AbstractPlus | References | Full Text: PDF(392 KB) IEEE JNL

### 61. Modeling of gate line delay in very large active matrix liquid crystal displays

Qing Zhang; Shen, D.S.; Gieskova, H.; Wagner, S.;  
Electron Devices, IEEE Transactions on  
Volume 45, Issue 1, Jan. 1998 Page(s):343 - 345  
AbstractPlus | References | Full Text: PDF(92 KB) IEEE JNL

### 62. Automatic netlist extraction for measurement-based characterization of off-chip

Corey, S.D.; Yang, A.T.;  
Microwave Theory and Techniques, IEEE Transactions on  
Volume 45, Issue 10, Oct. 1997 Page(s):1934 - 1940  
AbstractPlus | References | Full Text: PDF(164 KB) IEEE JNL

### 63. An analytic model for the design and optimization of ion-implanted /ISUP 2/L dev

Evans, S.A.;  
Solid-State Circuits, IEEE Journal of  
Volume 12, Issue 2, Apr 1977 Page(s):191 - 198  
AbstractPlus | Full Text: PDF(1176 KB) IEEE JNL

### 64. Optimal control of a coupled-core nuclear reactor by a singular perturbation met

Reddy, P.; Sannudi, P.;  
Automatic Control, IEEE Transactions on  
Volume 20, Issue 6, Dec 1975 Page(s):766 - 769  
AbstractPlus | Full Text: PDF(440 KB) IEEE JNL

### 65. Switching activity estimation under real-gate delay using timed Boolean function

Theodoridis, G.; Theoharis, S.; Soudris, D.; Goulis, C.;  
Computers and Digital Techniques, IEEE Proceedings-  
Volume 147, Issue 6, Nov. 2000 Page(s):444 - 450  
AbstractPlus | Full Text: PDF(512 KB) IEEE JNL

- ☐ 66. Generalised Elmore delay expression for distributed RC tree networks  
Yamakoshi, K.; Ino, M.;  
Electronics Letters  
Volume 29, Issue 7, 1 April 1993 Page(s):617 - 618  
AbstractPlus | Full Text: EDE(136 KB) IEEE JNL
- ☐ 67. Power dissipation models and performance improvement techniques for CMOS I line and tree interconnections  
Tang, H.-C.; Shiao, M.-C.;  
Circuits, Devices and Systems, IEE Proceedings G  
Volume 140, Issue 6, Dec. 1993 Page(s):437 - 443  
AbstractPlus | Full Text: EDE(366 KB) IEEE JNL
- ☐ 68. Low power testing by test vector ordering with vector repetition  
Bellios, M.; Bakalis, D.; Nikolas, D.; Kavousianos, X.;  
Quality Electronic Design, 2004. Proceedings. 5th International Symposium on  
2004 Page(s):209 - 210  
AbstractPlus | Full Text: EDE(259 KB) IEEE CNF
- ☐ 69. Proposal of a timing model for CMOS logic gates driving a CRC isp1 pl load  
Hirata, A.; Onodera, H.; Tamari, K.;  
Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers, 1998 IEEE/ACI  
Conference on  
8-12 Nov 1998 Page(s):537 - 544  
AbstractPlus | Full Text: EDE(648 KB) IEEE CNF
- ☐ 70. Static transition probability analysis under uncertainty  
Garg, S.; Tata, S.; Arunachalam, R.;  
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings  
International Conference on  
11-13 Oct. 2004 Page(s):380 - 386  
AbstractPlus | Full Text: EDE(286 KB) IEEE CNF
- ☐ 71. Simple approximation models for coupled RC lines with application to delay and estimation  
Ogata, M.; Nishi, T.;  
Circuits and Systems, 2004. MWSCAS '04. The 2004 47th Midwest Symposium on  
Volume 1, 25-28 July 2004 Page(s):1 - 409-12 vol.1  
AbstractPlus | Full Text: EDE(414 KB) IEEE CNF
- ☐ 72. Technology portable delay model for DSM CMOS Inverters  
Kabbani, A.; Al-Khatili, D.; Al-Khatili, A.J.;  
Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Worksh-  
20-23 June 2004 Page(s):13 - 16  
AbstractPlus | Full Text: EDE(353 KB) IEEE CNF
- ☐ 73. Astrometric VLEI observation of spacecraft with phase delay  
Sekido, M.; Ichikawa, R.; Osaki, I.; Kondo, T.; Koyama, Y.; Yoshikawa, M.; Ohnishi, T.;  
Novikov, A.; Benub, M.;  
Radio Science Conference, 2004. Proceedings. 2004 Asia-Pacific  
24-27 Aug. 2004 Page(s):310 - 313  
AbstractPlus | Full Text: EDE(1886 KB) IEEE CNF
- ☐ 74. Gain scheduling control for electro-hydraulic servo system considering time-del error  
Takahiro, S.; Kenko, U.;  
Control Applications, 2004. Proceedings of the 2004 IEEE International Conference on  
Volume 2, 2-4 Sept. 2004 Page(s):1709 - 1716 Vol.2

AbstractPlus | Full Text: EDE(753 KB) IEEE CNF

- ☐ 75. Logical effort analysis of multi-port register file architectures

Burgess, N.;  
Signals, Systems and Computers, 2003. Conference Record of the Thirty-Seventh Asil-  
on  
Volume 1, 9-12 Nov. 2003 Page(s):887 - 891 Vol.1  
AbstractPlus | Full Text: EDE(405 KB) IEEE CNF

View: 1:25 | 28:5

Indexed by  
# Inspec

Help Contact Us Privacy &  
© Copyright 2005 IEEE -